


Rev B1, Page 1/24


FEATURES

- ♦ Fully differential 3-channel signal conditioning
- ♦ PGS inputs for differential and single-ended signals
- ♦ Overall gain of -3 to 57 dB, adjustable in steps of 0.08 dB
- ♦ Output referred offset range of ±1.2 V, adjustable in steps of 2 mV
- ♦ Signal bandwidth to 1 MHz and in/out latency below 1 µs
- Selectable automatic gain and offset control for encoder applications
- ♦ On-chip or off-chip temperature sensing
- ◆ Temperature drift compensation for gain and offset via programmable look-up-tables
- ♦ Short-circuit-proof outputs: 1 Vpp to 100Ω , 2 Vpp to $1 k\Omega$
- ♦ I²C interface to restore device setup from serial EEPROM
- Bidirectional 1-wire interface for direct RAM and EEPROM access
- Optical setup link via 1-wire interface operating a photo receiver
- ♦ Single 3.0 V to 5.5 V supply
- ♦ Operating temperature range of -40 to +125 °C

APPLICATIONS

- Programmable general purpose sensor interface
- ♦ Optical position sensors
- ♦ Magnetic position sensors
- ♦ Incremental position sensors
- ♦ Linear scales





Copyright © 2009 iC-Haus http://www.ichaus.com



Rev B1, Page 2/24

DESCRIPTION

The general purpose sensor signal conditioner iC-TW3 provides highly accurate non contact trimming of three independent sine/cosine sensor signals. The differential output signals can be calibrated to 1 Vpp or to 2 Vpp, alternatively.

The internal or an external temperature sensor linked to the chip can influence the gain and offset correction by arbitrary temperature-dependent compensation parameters sourced from a look-up table.

For encoder applications an automatic gain and offset control compensates sensor offset voltages and stabilizes the output signal level.


The direct connection of sine/cosine encoders, MR sensor bridges or photosensor arrays is possible and supported by a selectable input impedance.



Rev B1, Page 3/24

PACKAGES

PIN CONFIGURATION QFN32 5 mm x 5 mm



PIN FUNCTIONS

PIN	PIN FUNCTIONS							
No.	Name	Function						
1	PINZ	Signal Input Z+						
	NINZ	Signal Input Z-						
	TESTEN	Test Mode Enable Input						
	CLK	External Clock Input						
	NZO	Signal Output Z-						
	ZO	Signal Output Z+						
	GNDB	Driver Ground						
	VDDB	+3+5.5 V Driver Supply Voltage						
	NBO	Signal Output B-						
	ВО	Signal Output B+						
	GND	Digital Ground						
	SCL	I2C Interface, clock line						
	SDA	I2C interface, data line						
	VDD	+3+5.5 V Digital Supply Voltage						
	GNDA	Driver Ground						
	n.c.	not connected						
	AO	Signal Output A+						
	NAO	Signal Output A-						
	VDDA	+3+5.5 V Driver Supply Voltage						
	1W	1-Wire Interface, bidirectional port						
	NERR	Error Message Output, active low						
	NRST	External Reset Input, active low						
	NSTORE*	• •						
	n.c. NINA	not connected						
	PINA	Signal Input A- Signal Input A+						
	KELVIN	External Temperature Sensor Input						
	GNDIN	Input Ground						
	VDDIN	+3+5.5 V Input Supply Voltage						
	PINB	Signal Input B+						
	NINB	Signal Input B-						
	VC	1.21 V Reference Voltage Output,						
32	VO	Reference Voltage Input						
TP	TP**	Thermal Pad						

Notes:

^{*)} Pin NSTORE should be wired to VDD.

^{**)} The Thermal Pad of the QFN package (bottom side) is to be connected to a ground plane on the PCB which must have GND potential.



Rev B1, Page 4/24

ABSOLUTE MAXIMUM RATINGS

These ratings do not imply operating conditions; functional operation is not guaranteed. Beyond these ratings device damage may occur.

Item	Symbol	Parameter	Conditions			Unit
No.				Min.	Max.	
G001	VDDx()	Voltage at VDD, VDDA, VDDB, VDDIN	referenced to GND, GNDA, GNDB, GNDIN	-0.3	6.0	V
G002	V()	Voltage applied to any other pin	referenced to GND	-0.3	VDD + 0.5	V
G003	V()	Voltage Difference VDDA, VDDB vs. VDD			0.5	V
G004	V()	Voltage Difference VDDIN vs. VDD			0.5	V
G005	V()	Voltage Difference GNDA, GNDB vs. GND			0.5	V
G006	V()	Voltage Difference GNDIN vs. GND			0.5	V
G007	Vd	ESD Susceptibility Of Signal Outputs: AO, NAO, BO, NBO, ZO, NZO	HBM, 100 pF discharged through 1.5 kΩ		2	kV
G008	Vd	ESD Susceptibility (remaining pins)	HBM, 100 pF discharged through 1.5 kΩ		2	kV
G009	Tj	Junction Temperature		-40	150	°C
G010	Ts	Storage Temperature		-40	150	°C

THERMAL DATA

ŀ	tem	Symbol	Parameter	Conditions				Unit
1	No.				Min.	Тур.	Max.	
	T01	Та	Operating Ambient Temperature Range		-40		125	°C
	T02	Rthja	· ·	surface mounted to PCB according to JEDEC 51		40		K/W



Rev B1, Page 5/24

ELECTRICAL CHARACTERISTICS

Operating conditions: VDD, VDDA, VDDB, VDDIN = 3.0...5.5 V, Tj = -40...125 °C, reference point GND unless otherwise stated

ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Total	Device						
001	VDDx	Permissible Supply Voltage at VDD, VDDA, VDDB, VDDIN		3.0		5.5	V
002	I(VDDx)	Total Supply Current	VDDx = 3.3 V VDDx = 5.5 V			15 25	mA mA
003	Vc()hi	Clamp-Voltage hi at all pins	Vc()hi = V() - VDD; I() = 10 mA	0.3		1.4	V
004	Vc()lo	Clamp-Voltage lo at all pins	I() = -10 mA	-1.2		-0.3	V
Analo	g Signal In	outs PINA, NINA, PINB, NINB, PIN	IZ, NINZ				
101	Vin()sig	Permissible Input Voltage Range		1.4		VDD - 1.2 V	V
102	Vin()os	Input Offset Voltage			±5	±15	mV
103	lin()	Input Current	ENSIGAB = 0, ENSIGZ = 0	-35		35	nA
104	Rpu()	Input Pull-Up Resistor	ENSIGAB = 1, ENSIGZ = 1	2.0	2.5	3	ΜΩ
105	fg	-3 dB Bandwidth	PGA gain of 36 dB	1.2			MHz
106	CMRR	Common Mode Rejection Ratio	fc < 1 MHz fc < 1 kHz		40 60		dB dB
107	PSRR	Power Supply Rejection Ratio	fc < 1 MHz fc < 1 kHz		40 60		dB dB
108	en	Input Voltage Noise	f = 1 kHz f = 100 Hz f = 0.1 to 10 Hz		20 n 25 n 2 µ		V/√Hz V/√Hz V/√Hz
109	∆DGAIN	Dynamic Gain Step Width			0.08		dB
110	∆DOFFS	Dynamic Offset Step Width			2		mV
Temp	erature Sen	sor and Analog Input KELVIN					
201	Tor	Int. Temperature Sensor Operating Range	after calibration of ADC;	-50		150	°C
202	Tacc	Device-To-Device Temp. Sensor Variation	after calibration of ADC, Tj = -40 °C to 125 °C		±10		°C
203	Vin()low	Temperature Input Voltage	CELSIUS(7:0) = 10 CELSIUS(7:0) = 245		1.7 0.9		V
204	lin()	Input Current at KELVIN	V(KELVIN) = 0 VDD	-50		50	nA
205	T()lo	Lo-Temperature ADC Reading, via Register CELSIUS(7:0)	after calibration of ADC; XCELSIUS = 0, internal sensor: Tj = -40 °C XCELSIUS = 1, ext. sensor: V(KELVIN) = 1.7 V		19 10		
206	T()hi	Hi-Temperature ADC Reading, via Register CELSIUS(7:0)	after calibration of ADC; XCELSIUS = 0, internal sensor: Tj = 125 °C XCELSIUS = 1, ext. sensor: V(KELVIN) = 0.9 V		224 245		
Refer	ence Voltag	e Input/Output VC					
301	Vout(VC)	Reference Voltage Output	VEXT = 0; CL = 100 nF, I() = 0 mA	1.10	1.21	1.35	V
302	Vin(VC)	Permissible Input Voltage Range at VC	VEXT = 1	0		2.21	V
303	lin(VC)	Input Current at VC	VEXT = 1	-0.1		1	μA
Powe	1	and Input NRST					·
401	VDDon	Turn-On Threshold (power-on release)	increasing voltage at VDD			3.0	V
402	VDDoff	Turn-Off Threshold (power-down reset)	decreasing voltage at VDD		2.6		V
403	Vt()hi	Input Threshold Voltage hi	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %	1.5 3.3			V
404	Vt()Io	Input Threshold Voltage lo	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %			0.8 1.0	V V
405	lpu()	Input Pull-Up Current	V() = 0VDD - 1 V			-3	μA
406	Vpu()	Input Pull-Up Voltage	$Vpu() = VDD - V(), I() = -3 \mu A$			700	mV



Rev B1, Page 6/24

ELECTRICAL CHARACTERISTICS

Operating conditions: VDD, VDDA, VDDB, VDDIN = 3.0...5.5 V, Tj = -40...125 °C, reference point GND unless otherwise stated

Item No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Oscil	lator CLK, T	ESTEN					
501	Vt()hi	Input Threshold Voltage hi	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %	1.5 3.3			V
502	Vt()lo	Input Threshold Voltage lo	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %			0.8 1.0	V V
503	lpd()	Input Pull-Down Current	V() = 1 VVDD	3			μA
504	Vpd()	Input Pull-Down Voltage	I() = 3 μA			700	mV
505	fosc	Oscillator Frequency	TEST_CLK = 1, measured at NERR; CLKDIV = 0 (low active) CLKDIV = 1			2 4	MHz MHz
506	fin()	Permissible External Clock Frequency at CLK				4	MHz
1-Wir	e Interface 1	IW					
601	Vs()lo	Saturation Voltage lo	I() = 1 mA			300	mV
602	Isc()lo	Short-Circuit Current lo		2			mA
603	lpu()	Input Pull-Up Current	V() = 0VDD - 1 V			-3	μA
604	Vpu()	Input Pull-Up Voltage	Vpu() = VDD - V(), I() = -3 μA			700	mV
605	tr(), tf()	Rise and Fall Time (10/90%)	VDD = 3.3 V, CL = 10 pF			32	ns
606	Vt()hi	Input Threshold Voltage hi	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %	1.5 3.3			V V
607	Vt()lo	Input Threshold Voltage lo	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %			0.8 1.0	V V
I2C Ir	terface SDA	A, SCL					
701	Vs()lo	Saturation Voltage lo	I() = 1 mA			400	mV
702	Isc()lo	Short-Circuit Current lo	V() = 1VVDD	3			mA
703	lpu()	Pull-Up Current	V() = 0VDD - 1 V			-3	μΑ
704	Vpu()	Input Pull-Up Voltage	Vpu() = VDD - V(), I() = -3 μA			700	mV
705	Vt()hi	Input Threshold Voltage hi at SDA	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %	1.5 3.3			V
706	Vt()Io	Input Threshold Voltage lo at SDA	VDD = 3.3 V +/- 10 % VDD = 5.0 V +/- 10 %			0.8 1.0	V
707	fclk()	Write/Read Clock Frequency at SCL	CLKDIV = 0		100		kHz
708	tbusy()cfg	Duration Of Startup Configuration	CLKDIV = 0, 2 LUT blocks CLKDIV = 0, 16 LUT blocks			20 80	ms ms
Digita	al Output NE	RR					
901	Vs()lo	Saturation Voltage lo	I() = 1 mA			400	mV
902	Vs()hi	Saturation Voltage hi	Vs()hi = VDD - V(); I() = -1 mA			400	mV
903	lsc()lo	Short-Circuit Current lo		3			mA
904	Isc()hi	Short-Circuit Current hi				-2.5	mA



Rev B1, Page 7/24

ELECTRICAL CHARACTERISTICS

Operating conditions: VDD, VDDA, VDDB, VDDIN = 3.0...5.5 V, Tj = -40...125 °C, reference point GND unless otherwise stated

Item	Symbol	Parameter	Conditions				Unit
No.				Min.	Тур.	Max.	
Line D	river Outpu	ts AO, NAO, BO, NBO, ZO, NZO					
B01	Vpk()max	Permissible Output Amplitude	$VDD = 3 V$, $RL = 50 \Omega$ vs. $VDD/2$			550	mV
B02	Vdc()	Output DC Voltage			VDD/2		
B03	△Vout()	Output Voltage Load Dependency	I() = 05 mA			50	mV
B04	Isc()lo	Short-Circuit Current lo	pin shorten to VDD/2	12		50	mA
B05	Isc()hi	Short-Circuit Current hi	pin shorten to VDD/2	-50		-12	mA
B06	Isc()	Output Current Limitation hi/lo	V() = 0VDD		40	50	mA
B07	SR()hi, lo	Slew Rate hi/lo	CL() = 5 nF CL() = 50 pF	3 4			V/µs V/µs
B08	t _S	Settling Time	CL() = 5 nF, to 0.1% of final value			1	μs
B09	dbVlin	Output Linearity	100 kHz sine and diff. 1 Vpp output voltage; RL() > 1 k Ω RL() = 120 Ω	80 60			dB dB
B10	CLmax	Maximum Capacitive Output Load	no sustained oscillation		100		nF



Rev B1, Page 8/24

PROGRAMMING

channel Z

POLARITYZ: Channel Z polarity select

Power down control for channel Z

PDZ:

Register Map	Page 9	Automatic Con VEXT: DYNAMIC:	mpensation
	E Page 11 EEPROM Checksum	FREQ: GENTLE:	Automatic adaption frequency Automatic compensation update rate
1-Wire Interfac	ce Page 12	Temperature \$ XCELSIUS: FCELSIUS:	Sensing Page 19 Temperature sensor select Fine temperature offset value
A/B Signal Pat SINGLEIN: ENSIGAB:	h Page 14 Single ended input functionality Input signal error detection control	CCELSIUS: CELSIUS:	Coarse temperature offset value Current temperature value
CGAINA/B:	Coarse gain select for channel A/B	Error Conditio	ons Page 20
COFSA/B:	Coarse offset select for channel A/B	ERR_SIG:	Signal unconnected alarm
DGAINA/B: DOFSA/B:	Dynamic gain on channel A/B Dynamic offset on channel A/B	ERR_TEMP: ERR EE:	Temperature alarm EEPROM error condition
OGAIN:	Output amplifier gain select on chan-		
	nel A/B	Temperature (Compensation Page 21
FILTER:	Signal path filter select	TEMP:	Temperature compensation control
PDA/B:	Power down control for channel A/B		
			Page 22
Z Signal Path (SINGLEZ:	(Index) Page 16	PD_CELSIUS:	Power down control for internal temperature sensor
SINGLEZ.	Single ended input functionality for index channel Z	TEST CLK:	Internal test clock oscillator control
MODEZ:	Channel Z output mode select	CLKDIV:	Internal clock divider select
BYPASSZ:	Channel Z comparator bypass control		
GAINZ:	Gain select for channel Z	Typical Applic	ations Page 23
OFSZ:	Offset select for channel Z		
OGAINZ:	Output amplifier gain select on channel Z		
ENSIGZ:	Input signal error detection control on		



Rev B1, Page 9/24

TER MAP							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ration Regist	ers			1	1		1
ROM Device ID[7:0]							
OGA	IN[1:0]	SINGLEIN	FREG	Q[1:0]	GENTLE	DYNAMIC	TEMP
VEXT	XCELSIUS	OGAII	NZ[1:0]	MODEZ	BYPASSZ	SINGLEINZ	POLARITYZ
ERR_SIG	ERR_TEMP	ERR_EE		TALARM[2:0]		ENSIGZ	ENSIGAB
EN_NSTORE*			FILTE	R[1:0]	PDZ	PDB	PDA
	CCELS	IUS[3:0]			FCELS	IUS[3:0]	
GAINZ[2]				OFS	Z[5:0]		
GAIN	IZ[1:0]		CGAINB[2:0]			CGAINA[2:0]	
			COFS	SA[7:0]			
			COFS	B[7:0]			
			DGAIN	NA[7:0]			
			DGAIN	NB[7:0]			
			DOFS	SA[7:0]			
			DOFS	B[7:0]			
		VC[1:0]*	CLKSLOW*	CLKDIV	TEST_CLK	PD_CELSIUS
			Internal Che	ecksum(7:0)			
	TEST_ADC*	TEST_VGA*	TEST_PGA*	VTEST1*	VTEST0*	PD_BG*	TEST_BG*
			CELSI	US[7:0]			
State Machin	e Registers						
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
			INTERN	IAL USE			
ral Registers							
iai itegisters							
Tai Registers			CELSIUS	RAW[7:0]			
rai Registers			CELSIUS	RAW[7:0] OFS_P	OFS_N	GAIN_P	GAIN_N
	Bit 7 ration Regist OGAI VEXT ERR_SIG EN_NSTORE* GAINZ[2] GAIN	Bit 7 Bit 6 ration Registers OGAIN[1:0] VEXT XCELSIUS ERR_SIG ERR_TEMP EN_NSTORE* CCELS GAINZ[2] GAINZ[1:0] State Machine Registers	Bit 7 Bit 6 Bit 5 ration Registers OGAIN[1:0] SINGLEIN VEXT XCELSIUS OGAII ERR_SIG ERR_TEMP ERR_EE EN_NSTORE* CCELSIUS[3:0] GAINZ[2] VC[TEST_ADC* TEST_VGA* State Machine Registers	Bit 7	Bit 7	Bit 7	Bit 7



Rev B1, Page 10/24

REGIST	REGISTER MAP												
Adr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0x43			EE_IRQ			1INPUT_IRQ	XS- TORE_IRQ						
Notes	Only the cor	nfiguration re	gisters are u	ser programn	nable.								
	*) Bits marked by an asterisk are solely intended for IC test and must be kept												
	on zero for r	normal opera	tion.										

Table 4: Register layout



Rev B1, Page 11/24

12C INTERFACE

Startup

An external I²C 1-kbit EEPROM (e.g. 24xx01 family) is used to store configuration parameters permanently. On power-up and after reset is released iC-TW3 accesses the external EEPROM and reads its device configuration according to Table 6.

EEPROM Checksum

The checksum at address 0x0F contains the 8-bit sum of registers 0x01 to 0x0E plus the 8-bit sum of all LUT bytes up to and including the final block with its breakpoint set to 255.

On startup iC-TW3 calculates the expected checksum and compares it with the value stored at EEPROM address 0x0F. If computed and stored address match normal operation begins. Otherwise, iC-TW3 asserts an error condition and pin NERR is pulled low.

It is the user's responsibility to store the correct checksum in the EEPROM during production programming.

CHECKSUN	//(7:0) Adr 0x0F; Bit 7:0	R/W
Code	Function	
	Checksum of EEPROM contents	

Table 5: Checksum

EEPROM Register Map

The 14 bytes of device configuration data are followed by a minimum of 2 to a maximum of 16 lock-up-table blocks (LUT). The LUT block size is 6 bytes each and the final block is indicated by its breakpoint value of 255.

Thus, a minimum of 28 bytes are read with 2 active LUT blocks and 112 bytes are read with 16 active LUT blocks during the configuration phase. Note that the checksum is only calculated up and including the last LUT block. The last LUT block ist indicated by a breakpoint value of 255. Further descriptions on LUTs are given in section "Temperature Compensation" on page 21.

Note that the EEPROM address space maps to the 1-wire address 128. Accessing EEPROM address 0 is

therefore equivalent to accessing memory location 128 via the 1-wire interface (see page 12).

EEPROM Address	Description	Corresponding Configuration Register
0x00	<reserved></reserved>	-
0x01	Config. 1	0x01
0x02	Config. 2	0x02
0x03	Config. 3	0x03
0x04	Config. 4	0x04
0x05	Temp. Sensing	0x05
0x06	Config. Index	0x06
0x07	Coarse Gain	0x07
0x08	COFSA	0x08
0x09	COFSB	0x09
0x0A	DGAINA	0x0A
0x0B	DGAINB	0x0B
0x0C	DOFSA	0x0C
0x0D	DOFSB	0x0D
0x0E	Test 1	0x0E
0x0F	CHECKSUM	0x0F
EEPROM Address	Description	LUT Block Number
0x10	Breakpoint 0	0
0x11	GAINA	0
0x12	GAINB	0
0x13	OFSA	0
0x14	OFSB	0
0x15	OFSZ	0
0x16	Breakpoint 1 (255)	1
0x17	GAINA	1
0x18	GAINB	1
0x19	OFSA	1
0x1A	OFSB	1
0x1B	OFSZ	1
0x6A	Breakpoint 255	15
0x6B	GAINA	15
0x6C	GAINB	15
0x6D	OFSA	15
0x6E	OFSB	15
0x6F	OFSZ	15

Table 6: EEPROM register map



Rev B1, Page 12/24

1-WIRE INTERFACE

The 1-wire interface provides read and write access to the register bank and to the external EEPROM. When read access is not required an infrared phototransistor can be directly connected to the pin in order to build a cost effective wireless write-only port for in-field or production programming.

The communication bit stream is pulse-width modulated (PWM) as shown in Figure 1. A zero-bit is en-

coded as a short high followed by a long low. A one-bit is encoded as a long high followed by a short low.

The modulated signal is independent of the receiver or the transmitted clock frequency. Since iC-TW3 uses a free-running oscillator it is important to implement a robust, frequency insensitive protocol.




Figure 1: Pulse width modulation bit stream

Parameter	Description	min	max
t _{start}	Low time start condition (Master only)	1 ms	
t _{long}	Unit time long (Master and iC-TW3)	t _{short} + 10 µs	400 µs
t _{short}	Unit time short (Master and iC-TW3)	35 µs	t _{long} - 10 μs
t _{delay}	Delay on register read (iC-TW3 only)	35 µs	
t _{idle}	Interface idle before next access Access was write to external EEPROM Access was not write to external EEPROM	8 ms 3 ms	

Table 7: 1-Wire interface timing



Rev B1, Page 13/24

Addressing

The EEPROM address 0x00 maps to the 1-wire address 128. Accessing EEPROM address 0 is therefore equivalent to accessing memory location 128 through the 1-wire interface. All other 1-wire addresses are thus determined by adding 128 to the EEPROM address of interest.

Write Sequence

Figure 2 describes the write sequence of the 1-wire interface. On an idle wire, a write sequence is initiated

by generating a start condition followed by the write command (000) and by the address and register data.

Read Sequence

A read sequence is depicted in Figure 3. After the start condition the read command (001) is followed by the register address. The master then releases the wire and iC-TW3 begins to pull low while internally accessing the data. When the data is ready it is produced while following the same PWM rules valid for the master




Figure 2: Register write sequence




Figure 3: Register read sequence



Rev B1, Page 14/24

A/B SIGNAL PATH

iC-TW3 incorporates two analog gain paths called channel A and B, respectively. Gain and offset of both paths are independently controlled and temperature

compensated. Figure 4 depicts a diagram of a single signal path, Table 8 below summarizes gain and offset characteristics.




Figure 4: The A/B signal path

	Input Amplifier	Dynamic Amplifier	Output Amplifier	Composite
Gain range	036 dB	-218.4 dB	-3 dB, 0 dB, 6 dB	-560 dB
Gain step	6.0 dB	0.08 dB		
Offset range input referred	1.24 V gain _{input}	0.25 V gain _{input}		1.49 V gain _{input}
Offset step input referred	40 mV gain _{input}	2 mV gain _{input}		
	gain _{input} = 10 gain_of_input_amplifier_in_dB 20			

Table 8: Overview of gain and offset characteristics

Single ended signals

Single ended input functionality is provided by connecting the negative input terminal (pins NINA and NINB) to an internally generated voltage of $V_{DD}/2$. This is enabled by setting the control bit SINGLEIN to 1. Alternatively, an externally generated reference voltage may be applied to the negative input terminals.

SINGLEIN	Adr 0x01; Bit 5	R/W
Code	Function	
0	A and B inputs are differential (default)	
1	A and B inputs are single ended	

Table 9: Single ended input functionality

Input error detection

Weak input pull-up resistors are enabled by setting control bit *ENSIGAB* to 1. The resistors are at minimum $2.0\,M\Omega$. When driving the input with a high impedance source it might be necessary to disable the pull-up resistors to avoid excessive signal distortion. The pull-up resistors are used to sense floating

or damaged sensor connections. Any input terminal left unconnected is pulled to V_{DD} and triggers a sensor error condition $\textit{err}_\textit{sig}$.

ENSIGAB	Adr 0x03; Bit 0	R/W
Code	Function	
0	Pull-up resistors disconnected and error repodisabled (default)	orting
1	Pull-up resistors and error reporting active or inputs	n A/B

Table 10: Input signal error detection control

Gain and offset

Registers *CGAINA(2:0)* and *CGAINB(2:0)* are used to set the coarse gain. Coarse gain is static and it is not changed by the temperature or automatic compensation algorithm.

The highest legal value for CGAINA(2:0) and CGAINB(2:0) is 6. Equivalently registers COFSA(5:0) and COFSB(5:0) are used to control the static off-



Rev B1, Page 15/24

set of the input signal. Note that *COFSA(5:0)* and *COFSB(5:0)* are in 2's complement format and their value range is limited from -31 to +31.

CGAINA(2:0	Adr 0x07; Bit 2:0	R/W
CGAINB(2:0	Adr 0x07; Bit 5:3	R/W
Code	$gain = cgain \times 6 dB$	
0x00	0 dB (default)	
0x01	6 dB	
0x06	36 dB	

Table 11: Coarse gain select for channel A/B

COFSA(7:0)	Adr 0x08; Bit 7:0	R/W
COFSB(7:0)	Adr 0x09; Bit 7:0	R/W
Code 2'K	Code 5:0, and decimal	$offset = cofs \times 40 mV$
0xE1	0x21, -31	-1240 mV
0xFF	0x3F, -1	-40 mV
0x00	0x00, 0	0 mV (default)
0x01	0x01, +1	40 mV
0x1F	0x1F, +31	1240 mV

Table 12: Coarse offset select for channel A/B

DGAINA(7:)) Adr 0x0A; Bit 7:0	R/W
DGAINB(7:	Adr 0x0B; Bit 7:0	R/W
Code	gain = dgain x 0.08 dB - 2 dB	
0x00	-2 dB (default)	
0x19	0 dB	
0x1A	0.08 dB	
0xFF	18.4 dB	

Table 13: Dynamic gain select for channel A/B

	11.0.00 51: -0	5 447
DOFSA(7:0)	Adr 0x0C; Bit 7:0	R/W
DOFSB(7:0)	Adr 0x0D; Bit 7:0	R/W
Code	$offset = cofs \times 2 mV$	
0x81	-254 mV	
0xFF	-2 mV	
0x00	0 mV (default)	
0x01	2 mV	
0x7F	254 mV	

Table 14: Dynamic offset select for channel A/B

Value FGAINA/B and FOFSA/B are fine gain and offset control respectively. They are calculated dynamically according to the temperature compensation algorithm. In case temperature compensation is not enabled the values of FGAINA/B and FOFSA/B are equal to the register values in DGAINA/B(7:0) and DOFSA/B(7:0). Refer to chapter "Temperature Compensation" on page 21 for a detailed explanation of fine gain and fine offset calculations. DGAINA/B(7:0) and DOFSA/B(7:0) can be programmed to a fixed value or it is automatically updated when dynamic adaption is enabled.

Output driver

The output amplifier is capable of driving a $100\,\Omega$ differential load and is stable with capacitive loads of up to $100\,\text{nF}$. Control register OGAIN(1:0) is used to select the output amplifier gain. A gain of -3 dB is useful to accommodate input signals larger than 1 V and gain of +6 dB will provide a 1 Vpp single-ended output. Note that the selected output amplifier gain will influence the automatic gain compensation. Refer to section "Automatic Compensation" on page 18 for details.

OGAIN(1:0)	Adr 0x01; Bit 7:6	R/W
Code	Function	
0x00	0 dB (default)	
0x01	reserved	
0x02	+6 dB	
0x03	-3 dB	

Table 15: Output amplifier gain on channel A/B

A programmable 1st-order low-pass filter can be enabled to limit the path bandwidth. The filter cut-off frequency can be set via the *FILTER*(1:0) register.

FILTER(1:0)	Adr 0x04; Bit 4:3	R/W
Code	Function	
0x00	1 MHz (default)	
0x01	500 kHz	
0x02	200 kHz	
0x03	reserved	

Table 16: Signal path filter

In order to save power the complete signal path can be disabled using the control bits *PDA* and *PDB* respectively. When disabled the outputs are high impedance. The dynamic adaption should be disabled when either channel A or B is disabled.

PDA	Adr 0x04; Bit 0	R/W
PDB	Adr 0x04; Bit 1	R/W
Code	Function	
0	Channel A/B is enabled (default)	
1	Channel A/B is powered down	

Table 17: Power down control on channel A/B



Rev B1, Page 16/24

Z SIGNAL PATH (INDEX)

A third analog path is used for index signal processing frequently found in encoder applications. Refer to Figure 5 for an overview. An input amplifier with a gain range of 0 to 36 dB is used to amplify the index signal to an intermediate level. The input amplifier employs

output referred offset correction. This is used to eliminate inherent amplifier offset as well as sensor offset. Additionally, the same offset correction is used to skew the comparator shift point to a desired level. The offset correction is temperature compensated with a LUT.




Figure 5: The Z signal path

	Input Amplifier	Output Amplifier	Composite
Gain range	036 dB	-3 dB, 0 dB, 6 dB	-342 dB
Gain step	6 dB		
Offset Range (input referred*	1.86 V gain _{input}	1.86 V gain _{input}	
Offset step input referred	60 mV gain _{input}		
	*: gain _{input} = 10 ^{gain_of_input_amplifier_in_} 20	<u>dB</u>	

Table 18: Gain and offset characteristics for channel Z

A single ended input referenced to $V_{DD}/2$ is provided by setting bit SINGLEINZ of register 0x02. Alternatively, pin NINZ can be biased with an external voltage.

SINGLEINZ	Adr 0x02; Bit 1	R/W
Code	Function	
0	channel Z input is differential (default)	
1	channel Z is single ended	

Table 19: Single ended input functionality

A zero-crossing comparator generates a $1.0\,V_{peak-peak}$ output signal or a rail-to-rail signal depending on control bit *MODEZ*. The comparator can be bypassed which allows using the Z Path as a regular amplifier path. Bypassing can be toggled via bit *BYPASSZ* of register 0x02.

MODEZ	Adr 0x02; Bit 3	R/W
Code	Function	
0	1 Vpp out (default)	
1	Rail-to-rail output (requires OGAINZ(1:0) set to 0x2)	

Table 20: Channel Z output mode select

BYPASSZ	Adr 0x02; Bit 2	R/W
Code	Function	
0	Comparator is enabled (default)	
1	Comparator is bypassed	

Table 21: Channel Z comparator bypass



Rev B1, Page 17/24

Gain and offset

Gain and offset selections on channel Z are made available by providing control bits *GAINZ(2:0)* and *OFSZ(5:0)*. Note that the maximum value for gain on channel Z is 6 which corresponds to a total gain of 36 dB.

GAINZ(2:0) is split up amongst register 0x06 which holds the MSB and register 0x07 holding the other two bits. OFSZ(5:0) is the correction value to the output of the input amplifier and is interpreted as 2's complement. The input referred offset is therefore gain dependent.

The output gain on channel Z can be set via control bits *OGAINZ(1:0)*. For more details again refer to section "A/B PATH" on page 14.

GAINZ(2:0)	Adr 0x06; Bit 7	
	Adr 0x07; Bit 1:0	
Code	$gain = gainz \times 6 dB$	
0x00	0 dB (default)	
0x01	6 dB	
0x06	36 dB	

Table 22: Gain select for channel Z

OFSZ(5:0)	Adr 0x06; Bit 5:0	R/W
Code 2'K	Decimal	$offset = cofs \times 60 mV$
0x21	-31	-1860 mV
0x3F	-1	-60 mV
0x00	0	0 mV (default)
0x01	+1	60 mV
0x1F	+31	1860 mV

Table 23: Offset select for channel Z

OGAINZ(1:0)) Adr 0x02; Bit 5:4	R/W
Code	Function	
0x00	0 dB (default)	
0x01	reserved	
0x02	+6 dB	
0x03	-3 dB	

Table 24: Output amplifier gain on channel Z

Input error detection

Pull-up resistor and error detection on channel Z can be controlled by bit *ENSIGZ* of register 0x03, disabling of the complete Z path can be achieved by setting bit *PDZ* of register 0x04 to 1. For more detailed information on pull-up and power control refer to section "A/B PATH" on page 14 as the behaviour of index path and signal path equal regarding these matters.

ENSIGZ	Adr 0x03; Bit 1	R/W
Code	Function	
0	Pull-up resistors disconnected and error repdisabled (default)	oorting
1	Pull-up resistors and error reporting active of	on <i>inZ</i>

Table 25: Input signal error detection control

PDZ	Adr 0x04; Bit 2	R/W
Code	Function	
0	Channel Z is enabled (default)	
1	Channel Z is powered down	

Table 26: Power-down control on channel Z

Polarity of channel Z

Furthermore, the polarity on channel Z can be inverted by setting or not setting bit *POLARITYZ*.

POLARITYZ	Z Adr 0x02; Bit 0	R/W
Code	Function	
0	Channel Z has normal polarity (default)	
1	Channel Z has inverted polarity	

Table 27: Channel Z polarity select



Rev B1, Page 18/24

AUTOMATIC COMPENSATION

Automatic gain and offset correction is available for dual sensor bridges that are 90° out of phase. These types of sensors are used for encoder applications.

Automatic compensation removes any sensor offset and sets the gain to achieve a fixed output voltage. The target output voltage depends on the output gain OGAIN(1:0) as well as on the control bit VEXT. When using an external reference voltage, the appropriate voltage must be applied to pin VC.

VEXT	Adr 0x02; Bit 7	R/W
Code	Function	
0	Internally generated 1 V or 2 V is used as out target voltage, depending on register OGAIN	
1	Voltage applied to pin VC defines target outp voltage (see Table 29).	ut

Table 28: Target voltage selection

OGAIN(1:0)	Output Gain	VEXT	Target Output Voltage V _{ppdiff}
00	0 dB	0	1 V
01	reserved	0	
10	6 dB	0	2 V
11	-3 dB	0	1 V
00	0 dB	1	2.21 V - V(VC)
01	reserved	1	
10	6 dB	1	(2.21 V - VC) x 2
11	-3 dB	1	2.21 V - VC

Table 29: Target output voltages

Automatic compensation is enabled by setting control bit *DYNAMIC* of register 0x01 to 1. If enabled, it will constantly alter register *DOFSA/B* and *DGAINA/B* to maintain zero offset and the target output amplitude. Control bits *FREQ(1:0)* of register 0x01 are used to limit the tracking rate. If the input frequency increases above the limit tracking will stop. Normally, it is not required to limit the tracking frequency although it can be useful for certain bandwidth limited sensors.

DYNAMIC	Adr 0x01; Bit 1	R/W
Code	Function	
0	Automatic function is disabled	
1	Automatic function is enabled	

Table 30: Automatic compensation enable

Note that setting FREQ(1:0) to other values than 0 does not affect the signal bandwidth of the amplifier. It merely limits the rate of automatic adaption.

FREQ(1:0)	Adr 0x01; Bit 4:3 R/W	
Code	Function	
00	no tracking limit (default)	
01	200 kHz	
10	20 kHz	
11	2 kHz	

Table 31: Automatic compensation adaption rate

In normal operation the compensation algorithm will adjust both gain and offset simultaneously in order to achieve fast convergence. If control bit *GENTLE* of register 0x01 is set, gain and offset registers are updated alternately. This reduces output jumpiness at the expense of slower convergence.

GENTLE	Adr 0x01; Bit 2	R/W
Code	Function	
0	Gain and offset are updated simultaneously	
1	Gain and offset are updated alternately	

Table 32: Automatic compensation sequence control

Automatic compensation can be used in conjunction with temperature compensation. Automatic compensation will then remove any residual offset or gain mismatch not corrected by the temperature correction algorithm.



Rev B1, Page 19/24

TEMPERATURE SENSING

iC-TW3 contains an on-chip temperature sensor. Optionally, an external sensor can be used by setting bit *XCELSIUS* of register 0x02 to 1. An external temperature sensor is useful for remote temperature sensing or in situations where the internal sensor does not provide adequate accuracy. Also, device self-heating due to heavy output loads can have an impact on the internal sensor readings. Connect the external temperature sensor with its analog output to pin KELVIN.

XCELSIUS	Adr 0x02; Bit 6	R/W
Code	Function	
0	Select internal temperature sensor (default)	
1	Select external temperature sensor	

Table 33: Temperature sensor select

An ADC converts the analog temperature signal into an 8-bit digital word. In case the on-chip sensor is used the 8-bit value spans a temperature range of -50 °C to 150 °C. It is recommended to calibrate the ADC using register 0x05 even when using an external temperature sensor.

Calibrating the temperature ADC

The raw ADC value can be accessed through register 0x40. A ±2 increment hysteresis is applied to the ADC value to remove conversion noise and the offset register 0x05 is added. The final value is stored in register 0x12 and is used for temperature compensation.

To achieve best temperature accuracy it is required to calibrate the ADC by correctly programming register 0x05. At any known ambient temperature the register 0x05 is programmed such to read the expected ADC value. As an example, consider the product assembly floor with an ambient temperature of 20 °C. Due to device variation the ADC value read before calibration can be anything between 0 °C to 40 °C. Register 0x05 is now used to tune the ADC output value to the correct binary representation of 20 °C.

CCELSIUS(3:0) Adr 0x05; Bit 3:0	R/W
Code	Bit 3 is sign, bits 2:0 are magnitude of correcti	on
1111	most negative correction	
1001	least negative correction	
1000	no correction	
0000	no correction (default)	
0001	least positive correction	
0111	most positive correction	

Table 34: Coarse offset correction

FCELSIUS(3:0) Adr 0x05; Bit 7:4 R/W	1
Code	Value added to ADC reading is FCELSIUS(3:0) - 8	
0000	-8 (default)	
0001	-7	
1111	7	

Table 35: Fine offset correction

CELSIUS(7:	O) Adr 0x12; Bit 7:0	t
Data	Function	
0x00	Current temperature ADC value that is used for compensation calculations. Value of this register is 0x40 + FCELSIUS(3:0) - 8	5
0xFF		

Table 36: Temperature data

Temperature alarm

The iC-TW3 features a built-in temperature alarm system. An alarm threshold can be specified by the user via the *TALARM*(2:0) bits in register 0x03. A temperature alarm is asserted once the temperature value generated by the ADC is above the defined threshold. The alarm is indicated by the *ERR_TEMP* bit set to 1 as well as by pin NERR going low.

TALARM(2:	0) Adr 0x03; Bit 4:2	R/W
Code	temp _{threshold} = (<i>TALARM(2:0)</i> x 16) + 144	
000	144 (default)	
001	160	
110	240	
111	Alarm disabled	

Table 37: Temperature alarm threshold



Rev B1, Page 20/24

ERROR CONDITIONS

iC-TW3 maintains three status bits reporting system error conditions. These bits are *ERR_EE*, *ERR_TEMP* and *ERR_SIG* of register 0x03. If any error condition is triggered, i.e. indicated by any of these bits being set to 1, this will also assert pin NERR pulling it low.

ERR_EE	Adr 0x03; Bit 5	R
Code	Error message	
0	No error since the last reset	
1	One of the following error conditions has occurre since the last reset: 1. EEPROM checksum error* 2. EEPROM read error 3. EEPROM write error	ed
Notes	This error message can not be disabled and its status is maintained until the device is reset.	bit
	*) A permanent logic zero read at SDA does not lead to a checksum error.	

Table 38: EEPROM data error

ERR_TEMP	Adr 0x03; Bit 6	R
Code	Error message	
0	ADC reading is below value defined in register <i>TALARM</i> (2:0)	
1	ADC reading is above value defined in register <i>TALARM</i> (2:0)	
Notes	This error is not latched. Disabling temperature monitoring is possible by setting <i>TALARM(2:0)</i> to '111'.)

Table 39: Temperature alarm

ERR_SIG	Adr 0x03; Bit 7	R
Code	Error message	
0	All input terminals are connected	
1	An input terminal is left unconnected	
Notes	This error is not latched. To enable this alarm ENSIGAB or ENSIGZ must be set 1.	

Table 40: Signal unconnected alarm



Rev B1, Page 21/24

TEMPERATURE COMPENSATION

Temperature compensation is enabled by setting control bit *TEMP* of register 0x01. A piece-wise linear interpolation of values stored in a look-up-table (LUT) is employed to calculate the gain and offset for a given temperature. Figure 6 shows a sample configuration with seven breakpoints.

TEMP	Adr 0x01; Bit 0	R/W
Code	Function	
0	Temperature compensation is disabled (de	fault)
1	Temperature compensation is enabled	

Table 41: Temperature compensation enable




Figure 6: LUT with seven breakpoints

There can be a minimum of two up to a maximum of 16 temperature breakpoints within the LUT. Each breakpoint has five interpolation values associated to it namely *GAINA*, *GAINB*, *OFSA*, *OFSB* and *OFSZ*. For more details on the layout of the LUT refer to section "EEPROM" on page 11.

Breakpoints can be placed freely across the temperature axis except for the first and the last breakpoint. The first breakpoint must be located at ADC value 0 (which roughly corresponds to -50 °C when using the internal sensor), the last breakpoint must be located at ADC value 255 (150 °C with the internal sensor).

The LUT is stored in the off-chip EEPROM from memory location 0x10 onward. Note that the EEPROM address space maps to the 1-wire address 128. Accessing EEPROM address 0 is therefore equivalent to accessing memory location 128 through the 1-wire interface. The breakpoint entry with a value of 255 marks

the last valid LUT entry. All addresses thereafter including their data will be ignored.

Temperature dependent gain and offset is determined by performing linear interpolation between breakpoints. Temperature dependent gain and offset are TGAINA/B and TOFSA/B respectively.

Fine gain *FGAINA/B* and fine offset *FOFSA/B* (see figure 4 on page 14) are calculated as follows:

Whereas *TGAIN* and *TOFS* are the temperature dependent values calculated using the LUT and *DGAIN* and *DOFS* are registers updated either manually or by the automatic compensation function.



Rev B1, Page 22/24




Figure 7: Temperature LUT memory map

TEST MODES

The iC-TW3 posses two registers 0x0E and 0x10 which provide access to basic testing functionality. The *PD_CELSIUS* bit allows powering off the internal temperature sensor. If powered down, the temperature sensor output value can be forced to a desired value by writing to register 0x40. The user can then test the compensation circuit without cycling the device temperature.

PD_CELSIU	S Adr 0x0E; Bit 0	R/W
Code	Function	
0	Temperature sensor enabled (default)	
1	Temperature sensor disabled	

Table 42: Temperature sensor power control

TEST_CLK	Adr 0x0E; Bit 1	R/W
Code	Function	
0	Clock is not driven on any pin (default)	
1	Clock is driven on pin NERR	

Table 43: Internal clock oscillator

CLKDIV	Adr 0x0E; Bit 2	R/W
Code	Function	
1	f _{system} = f _{osc} (default)	
0	f _{system} = f _{osc} / 2	

Table 44: Internal clock divider selection



Rev B1, Page 23/24

TYPICAL APPLICATIONS

A typical application is shown in figure 8. Three differential MR sensor bridges are connected to the iC-

TW3. A, B and Z outputs are driving 120Ω terminated transmission lines.




Figure 8: Typical application MR Sensors

iC-Haus expressly reserves the right to change its products and/or specifications. An Infoletter gives details as to any amendments and additions made to the relevant current specifications on our internet website www.ichaus.de/infoletter; this letter is generated automatically and shall be sent to registered users by email

Copying – even as an excerpt – is only permitted with iC-Haus approval in writing and precise reference to source.

iC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

As a general rule our developments, IPs, principle circuitry and range of Integrated Circuits are suitable and specifically designed for appropriate use in technical applications, such as in devices, systems and any kind of technical equipment, in so far as they do not infringe existing patent rights. In principle the range of use is limitless in a technical sense and refers to the products listed in the inventory of goods compiled for the 2008 and following export trade statistics issued annually by the Bureau of Statistics in Wiesbaden, for example, or to any product in the product catalogue published for the 2007 and following exhibitions in Hanover (Hannover-Messe).

We understand suitable application of our published designs to be state-of-the-art technology which can no longer be classed as inventive under the stipulations of patent law. Our explicit application notes are to be treated only as mere examples of the many possible and extremely advantageous uses our products can be put to.



Rev B1, Page 24/24

ORDERING INFORMATION

Туре	Package	Order Designation
iC-TW3 Evaluation board	32 pin QFN, 5 mm x 5 mm	iC-TW3 QFN32 TW3D EVAL

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH Tel.: +49 (61 35) 92 92-0
Am Kuemmerling 18 Fax: +49 (61 35) 92 92-192
D-55294 Bodenheim Web: http://www.ichaus.com
GERMANY E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.com/sales_partners